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MAXIMISING DEVICE CURRENT UTILISATION IN INVERTER DRIVES 
F.V.P. Robinson 
Univcrsity of Bath, United Kingdom 
ABSTRACT 
A considerable improvement in power-semiconductor- 
dcvice utilisation seem possible if the output current of 
power-stages is activcly limited by thermal feedback 
from the powcr-convcrtcr. To illustrate the potential 
utilisation benefit in main switching deviccs, thc 
variation in usable currcnt with operating con&tions is 
cxamiiicd for several devices used in a constant- 
frequcncy-PWM W invcrtcr, and operated under 
condttions to keep their junction-temperature constant. 
INTRODUCTION 
Dcspitc thc high voluinc contributcd to ovcrall powcr 
convcrtcr s i x  b> thc heatsink. fans and air circulation 
space, powcr clcctronics spccialists havc been much 
less attracted to optimising heatsink configuration and 
use, and getting the best use out of devices, than, sa?. 
optimising the type or configuration of semiconductors. 
magnetic components. connection hardware and 
control systems. 
The typical error that cxists in heatsink design 
calculations is often not precisely lknown or empirically 
tested. The likely reasons for this include: the difficulty 
in accurately predicting or even bracketing dcvice 
power-loss, given the existence of production-spread 
and temperature variation in conduction and switching 
characteristics; the complexity of practical power-loss 
waveforms; the imprecision in cstimatcd thermal 
impedance and resistance seen by power devices 
distributed on a heatsink; and the diDliculty in 
measuring thc chip-area-averaged junction-temperaturc 
of switched power-doices. As a result, thc safety 
margins built into power-stage aind heatsink designs 
must often be far from optimum. 
Some improvement in verifying the operating junction- 
temperature of devices and achieving tighter designs 
d l  inevitably result from better loss prediction and 
thermaldesign verification as simulation tools becomc 
more widely tested and developed However, a greater 
improvement seems possible using more sophsticated 
active current-limiting, which limits the maximum 
output current or p e r  of systems to maintain the 
junction-temperature (or power dissipation) of the main 
devices below a pre-set level, say 125"C, on a pulse-by- 
pulse basis. The effects of changes in device heating 
and cooling characteristics due to dynamic load 
changcs, variation in opcrating conditions etc. would, 
thus, be dircctly mcasured and safeguarded against. 
Thcrc would be significant practical ci~ficultics to 
overcomc in implcmenting temperature-rcgulatcd 
active-current-limiting. But prior to tackling these, it is 
ncccssary to consider thc potential increase in devicc 
utilisation. This has been investigated by notionally 
applying a range of medium-power devices in a 
constant-frcqucncy PWM three-phase inverter 
application and cstimating the maximum usable current 
that givcs a specific junction temperature for a range of 
modulating and switching frequencies. 
ESTIMATING INVERTER POWER-LOSS 
Fig. I Equivalent civcirif for loss estimation. PWAl 
voltage, its fundamental component and lagging 
output current. 
In inverters, device current and dutycycle vary 
sinusoidally, and the variation in all loss components 
with current level must be determined and averaged 
over an output-frequency, ,jb, period. This becomes 
relatively simple with high carrier-frequency ratio, p ,  
[i.e. p orfidjio 2 101, provided conduction power-loss 
and switching energy-loss equations can be expressed 
as continuous functions of current, as discretequation 
averages may then be approximated by closed-form 
continuousequation averages. 
The power-loss in each bridge-leg of a 3-phase invertcr 
is about the sanie, assuming balanced steady-state 
machne operation, and it is only necessary to examine 
the equivalent circuit for one bridge-leg and load-phase 
(Fig.1). Also, the inductive load, i.e. the machinc- 
winding, is assumed to draw a pure sinusoidal current 
since inverter switching period is usually chosen to be 
far less than the windmg time-constant for low ripplc. 
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The calculation of average bridge-leg power-loss in 
asynchronous regular-sampled-PWM inverters has bccn 
the subject of previous investigations. Generally, these 
either involve the numerical solution of discrete loss 
equations, or the usc of approximate closed-form 
solutions to discrete equations 11-41, The latter method 
of solution, although inherently less flexible and 
accurate. avoids the neet1 to generate such complex 
algorithms for numerical solution by computer, and has 
been shown [ 3 ]  to give surprisingly low error for 
regular-sampled-PWM, providedp is at least 10. 
CONDUCTION POWER-LOSS 
Switch and d i d e  on-state voltages are approximated 
using conventional piece-wise linear models [ Eqs.( la) 
and (Ib) 1, but may be specified as a more precise 
function of current if greater accuracy is desired. 
, ~ 9 ( ; ) = l ; x j + ; r 9  (la) v D ( i )  = v,, I i rn (Ib) 
Bridge-leg current at any instant, 6, of the fundamental 
output-period is given by Eq.(2), where 6 = w[ and 4 
is the phase difference between the load-currenl and 
P W M  voltage-waveform fundamental [see Fig. 11. 
I (  U) = i,, sin( 0.- 4) (2) 
Transistor and diode nomialised conduction periods at 
any 6 are given by Eqs.(Ba) and (3b), where M is the 
modulation index and A6 is 2dp. 
Thercforc, net average conduction power-loss over 271 
IS given by Eqs.(4a) and (4b) 
Approximate closed-form solutions are obtained by 
assuming A6 tends to zero and using continuous 
system averages given by Eqs.(5a) and (5b). 
These, when solved, give the following diode and 
switch average conduction power-loss equations. 
These equations do not incorporate the effects of third- 
harmonic addition but the difference in loss is small. 
SWITCHING POWER-LOSS 
Pig2 Switching waveforms with power and energy 
Switching loss arising from crossover in device voltage 
and current waveforms. The heat energy added at each 
switching interval is now readily measurable with hgh- 
bandwidth digital oscilloscopes, which perform 
waveform multiplication and integration to give 
instantaneous power and energy change [see Fig.21. 
Wherever possible, manufacturers' direct loss 
measurements arc used. For those devices for which 
loss data is unavailable, switching energy is estimated. 
Turn-Off Switching Energy 
Turn-off switclung loss is oRen estimated from current 
fall, tri. However, experimental waveforms generally 
show that 50% or more of the turn-off loss occurs 
during the voltage rise. Therefore Eq.(7) is used. 
Where switching energy-loss measurements do exist, 
the relationship between W@x(ofl  and switched current 
may be approximated by Eq.(8), where WQR is the turn- 
off energy-loss at a reference current, IQR, and n is the 
gradient of the loss graph plotted on logarithmic axes. 
Curve fits to published loss graphs for the devices 
considered later are plotted in Fig.3. 
0.0.9 
U "1 
DO, 
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With sinusoidally modulated currcnt, U'Q.SW(O~~J is givcn 
by Eq.(9); and Eq.(lO) givcs the total avcrage loss. Thc 
rcmaining integration in Eq.(lO) cannot be solved 
explicitly and must be approximated by numerical 
solution. The evaluation of avcragc: power-loss relies on 
specifying switching energy-loss as a continuous 
function of current which is then easily integrated. 
Turn-On Switching Energy 
The variation in turn-on energy-loss with current may 
also be approximated by Eq.(8), or U'Qswfon) may be 
estimated using QRR data and Eq.(lI). 
With modulated current WQSuT(h)('6) must be avcraged 
over an output frequency period. Recovery di/df is 
assumed sufficiently high ( > 4 0  fdps),  such that QRR 
approaches the total stored chargc in thc diode. and is 
approximately proportional to forward current. QRR is 
then given at any current by Eq.(lZa), whcrc Q m  is 
the recovered charge at a reference current IIIR, and, for 
sine-weighted PWM, Eq.(l2b) gives QRR at each 
switching instant, 6. 
With sinusoidal load-current, PQSH'(on) at any switching 
instant is given by Eq.(13), which gives Eq.(14) when 
averaged over 2x . 
When a graph of WQSw(on. measulrements is available, 
IQSw(on) is obtained by averaging Eq.(lS) ovcr 271 to 
givc Eq.( 16), as previously performed for PQ.sw~,~~J. 
Total Power-Loss 
Thc total conduction and switching loss in a bridgc-lcg 
switch-diode pair. PQU is now givcn by Eq.(17). Notc. 
that diode switching loss is assumed negligiblc. Whcrc 
parabolic switching-loss equations are appropriate, 1 ' ~  
and PD are given by Eqs.(l8a) and (18b). 
'b = 6, + P" = ob.<w + q,sw,rmM) +f&Iy,"d,) + pm, ( ' 7) 
Net inverter power-stage efficiency, q/,vr is then given 
by Eq.(19), where S,, is inverter apparent output power. 
DERATJNG POWER DEVICES 
Powcr devices must bc opcratcd below their absolutc 
maximum ratings in most applications for an 
acceptable service life 113,141. Currcnt, voltage and 
power, or junction-temperature, derating must also bc 
performed to allow for production spread in dcvicc 
characteristics, tolerance in design calculations, linc- 
voltage surges, and cost cffectivc heatsink design. 
Current Derating 
The most significant current derating arises from the 
impracticality of maintaining device case tempcraturc, 
TC at 2ST,  i.c. the case temperature for whch rated 
devicc-current is oncn specified [i.e. T t s  1. Power 
devices are normally operated with T('(mar) at 70-80°C 
at maximum ambient temperature with practical 
heatsinks. For case temperatures above 2S°C, powcr- 
loss must be linearly derated from the maximum 
allowable value at Tcs. PQS, according to Eq.(24), to 
keep junction tcmpcraturc, TI,  at or below TJ ( ~ n ~ . ~ ~ .  
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A stress-ratio derating is then applied by reducing 
operating 7 J  below L50°C to give rcasonablc equipment 
service lifc. A value of ll0"C will be used as thc 
maximum working junction tcniperature, ZJ(W~UJ, based 
on recommendations for non hermetically sealed 
packagcs 1121. 
TRANSIENT THERMAL IMPEDANCE ASPECTS 
From the niaximum permissible average device powcr- 
loss a1 7 l p m r l ,  1's (Ili(wmx)), thc maximum permissible 
switch current is readily obtained for rectangular 
current pulses of width ~ I J  and duty-cycle ratio 11 from 
Eq.(25) by solving Tor 
Modifjing Eq.(25) to include diode loss and RWH. 
thus rendering it usable with bridge-leg modules, gives 
Eq.(26). This is now used to determine maximum 1, 
by assuming heatsink surface, TI/. rather than case, R: 
temperature is limited to 7 0 T .  
A 
I 
. ,  
,,,  r ..,I n , - ,  , ..*. .,,., b ,  .*A, i ji, I ,,,,, 
l a /  I b i  
I+ig. 4 Darlington IM1' (a) single-pulse and repetitive 
transient thernial-impedance characteristics and (h) 
quasi-instantaneous conduction and Awitching loss 
cotnponpnts for .f.sw Skr'iz, , f i l  5011~ and TJ 1 I O ' C  
In sinc-weighted PWM invcrters, dcvice quasi- 
instantaneous power pulses, obtained by averaging 
instantaneous power-loss ovcr each Jsw period, 
approximate to sine pulses IFigs.4 and 51, and an 
equivalent rectangular power-pulse with the same 
amplitude and area may be used to give a conservative 
estimate of heating eKect [14,15j. Solving for 1, that 
gives ?)=I 10°C, or any other TJ for given& and jb  
values, therefore, proceeds by putting total averagc 
transistor and diodc loss, I'Q and RI, cxprcssed in 
terms of I,,, in Eq.(26), and solving for f,, assuming 
PQ originates in a rectangular pulse of amplitude r r P ~  
and width and duty-cycle t~ = I/nfo and U = I/'& 
I.ig.5 (a) liigh-speed IGH7: (b) I G M ;  and (c) 
AKIS'FEl: quasi-instantaneous conduction and 
Awitching loss coniponents jbr hW -2Okflz. fo= 50Ilz 
and TJ ~~ 11 0 '(7 operation at peak output current. 
EVALUATION OF USABLE DEVICE CURRENT 
The evaluahon of usable current IS most simply 
determined by calculatmg device loss and TJ for cach 
fiw or fo value over a range of operating condlhons as 
inverter lo is increased, (Fig 61 and collecting all thc 
values giving the required l Y ( w m i  
(a) (b) 
E&. 6 Darlinglon (a) bridge-leg transistor nnd divde 
loss cvmpvnents and (b) junction temperature and 
inverter ejjciency versus peak inverter output current 
This is exemplified for the Darlington BJT module in 
Fig.7 where /ocma, variation with& andjJ, are given. 
The corresponding net inverter efficiency values may 
be similarly collected and plotted. The increase in 
I,(,,,,*, with j i ,  seen in Fig.7a, results from the 
improved filtering effect of package thermal inertia 
and reduced TJ ripple. Usable lo(mru) is at least 50% 
A 
A 
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higher at so =50lfz than fo=0.5l.lz. making adaptable 
current limiting of considerable benefit in W 
applications to enable full device utilisation. 
The rapid decrease in IO(mar) willi,fiw~, seen in Fig To, 
results from increasing switchi.ng-loss. A simple 
relationship between Io(mar) and .$w is not specifiable 
because conduction and switching loss vary faster than 
proportionately with current. Hencc lo(mar) decrcases 
more slowly than in inverse proportion to$w. 
(4 (b) 
Fig. 7 Darlington &IT peak usable inverter outpul 
current lo(,,,a~, versus (a) inverter fo with f ~ w  5 k f h  
and (b) inverter fsw with fo ~ 501lz for TJ 51 10 'C 
From Fig7 it is seen that, for operation at Jsw=SkiIz 
and fo=50Hz, IO(mar) is limited to 71A for the 
Darlington BJT. This is conllirmed by practical 
experience because the device is recommended for and 
applied in 33kVA, 415V AC inverters 18,11] with a 
maximum continuous r.m.s. outpul-current capability 
of 49.5A \i.e. with 110Y0 continu(ms current overload 
because the nominal rated output is 45A r.m.s.1, which 
corresponds to an of 70A 
Maximum on-state voltage andl typical switching 
parameters are often specified and were used, whenever 
available, in determining the presented device usable 
current values [5-121. Generally, 125°C conduction 
and switching loss data is used for utilisation prediction 
and comparison at llO°C. Similarly, 125OC freewheel- 
diode conduction and reverserecovery data is used. 
VARIATION IN DEVICE UTKKSATION 
- 
Maximum usable peak inverter current, loocmm,, is 
evaluated for a range of 1000-1200V, 150A devices, 
when operated with TJ at ll0OC in a 415V inverter. 
Power loss graphs are given in Fig8 for the devices 
when operated in an inverter at the same, lo, and 
illustrates dilkrenccs in conduction and switctung 
power-loss and lhcir temperature sensitivity. 
Fig X Half hridge-leg conduction and nvitching loss 
versusJ%f,r several 10001< 150.4 device7 at 2OkFlz 
i, 
no 
2 0  
I+ig 9 Peak usable current I ,  veru ,  fo for device\ 
with TJ 110 'C aniifsw 20kFlz (U) $only conduction 
101s emted (5) with conduction and witching /OFF 
14 Ib) 
Fig 10 (a) Peak usable current 1, versus fsil jbr 
devices with Tj IlO'C and with f o  50Hz (b) 
corresponding inverter eflciency qININy versus fsw 
Usable Switch Current at High Frequency 
The variation in usable lo(-) and inverter power- 
stage efficiency, q ~ v ,  with fo and j s w  is shown in 
Figs.9 and 10. The low RUC of the cascode-switch, 
150A, single-BJT, compressionapsule package allows 
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its iisc at about t\\icc thc /(,(",',, , of all other dcvlccs 
except the MOSFET switch, as sccn in Figs Ob and 1O;i 
High MOSFET arises bccaiisc a 1OOOV. ISOA 
rating IS achievable using l i t e  parallel 1000V. 2XA 
modules which gnc  ken, low Rw(' and Ru'// values 
The higher /O(mar)  of the Siemens IGBT, IFig.10aJ 
over the high-speed IGBT, similarly, arises despite 
lower efficiency IFig.81 due to lower Rwc7. The 
general increase in /(i(n,irr) withfo seen in Fig.9 arises 
because of improved thermal filtering. and shows that 
adaptivc active-current-limiting would optimisc device 
utilisation, irrespective oldevicc type. 
Fig.% gives usable Io(m8Lrr) assuming all switching loss 
is climinatcd, and shows; that for most devices a factor 
of three improvement appears possible at 2OkI-l~. This 
is of interest because i t  gives an indication of the 
potential gain in utilisation obtainable using snubber 
networks or soft switching 
The ordering of devices in Fig.% is determined by on- 
state voltage and package thermal performance. The 
higher /o(n,irr) is obtained with the single stage BJT in 
the cascode configuration, the low-saturation-voltage 
IGBT has the higher / i l (n lcrr j  of all ICBTs, and the 
MOSFET with its high H / I s ( ~ ~ I  has a relatively low 
/rl(mux) compared with the raster IGBTs, despite good 
package thermal performancc, because of its 
significantly higher on-state voltage. 
If $1 is held constant at SOHz and fisri. varied, lo(mar) 
varies for the devices varies as shown in Fig.lOa. 
Corresponding 1]/~1" graphs arc given in Fig.lOb. 
Fig. 10a illustrates the penalty associated with high ,~Z;M'  
inverter operation because, except for MOSFETs, the 
fall off in usable 
.j?~tr. even for the high-speed ICBT. 
i s  very rapid with increasing 
CONCLUSIONS 
The data presented in Fjgs.8 to 10 is not intended for 
comparison between manufacturers devices, since some 
aspects of device performance are not well specified 
and variability exists in the way in which device data is 
collected. The intention has been to demonstrate how 
usable device current varies with modulating signal 
frequency (Fig.9b1, switching frequency [Fig. 101, and 
the level of soft switching employed. 
Prcdicting usable currcnt docs not onlv rcquirc 
ktiowlcdgc of dcvicc conduction and switching loss but 
also device thermal conditions, such as lhernial 
impedance, cqnivalent power pulses for steady-state 
operation, and in the casc of transient load changes 
thermal response to power waveform transients. With 
wide variation in  power-clectronics system input and/or 
output quantities and modulating and switching 
frequency possible [e.g. VVVF inverters using 
hysteresis current control] determining usable current 
in the presence of tolerance in device characteristics 
and operating conditions is a complex matter. 
Temperature-regulated active current limiting would 
ease this by ensuring that power-stages are always 
usable up to their full capability under transient, as well 
as steady-state, conditions. 
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